

Express Mail No. EV388907855US

PATENT APPLICATION OF

**Jonathan W. Byrn
64384 270th Ave.
Kasson, MN 55944
Citizenship: USA**

**Robert M. Biglow
2244 Schmidt Ct. SE
Rochester, MN 55904
Citizenship: USA**

ENTITLED

**PROCESS AND APPARATUS FOR CHARACTERIZING
INTELLECTUAL PROPERTY FOR INTEGRATION INTO
AN IC PLATFORM ENVIRONMENT**

Docket No. 03-2345/L13.12-0259

**PROCESS AND APPARATUS FOR CHARACTERIZING
INTELLECTUAL PROPERTY FOR INTEGRATION INTO
AN IC PLATFORM ENVIRONMENT**

FIELD OF THE INVENTION

5 This invention relates to design of integrated circuits and particularly to characterization of intellectual property for integration into an IC platform.

BACKGROUND OF THE INVENTION

10 Integrated circuits are used in a wide range of electronic devices produced by a large number of device manufacturers. In practice, ICs are seldom manufactured (fabricated) by the electronic device manufacturer. Instead ICs are manufactured by
15 an IC foundry to the specifications of the electronic device manufacturer. The design of the IC is usually the result of collaboration between the device manufacturer and the IC foundry.

 The design and manufacture of an
20 application-specific IC, or ASIC, is usually a long, highly detailed and intensive process, requiring development of a hardware description language (HDL) description of the design, usually in a synthesizable register transfer language (synthesizable RTL),
25 synthesizing the RTL description to a technology library of components, specifying the placement of those components on the silicon platform or on the ASIC die, specifying the physical interconnection of those components, closing the required physical

specifications such as functional timing power, area, etc., inserting circuits for manufacturing test, taping out the design, fabricating the circuit into a physical IC chip and testing the chip. Often, tests
5 reveal that re-design is necessary to meet objectives, thereby requiring the process be repeated. The process is time consuming and costly.

To reduce the time and cost of development of ASICs, IC foundries have developed standard, or
10 base, platforms containing silicon layers of an IC, but without some or all of the metal interconnection layers. The silicon layers are configured with metal interconnection into gates that can be configured into cells using tools supplied or specified by the
15 IC foundry. The chip designer specifies designs that are realized using the supplied or specified tools through the addition of additional metal layers for the base platform. This effectively configures the chip into a custom ASIC employing the customer's
20 circuit design and other intellectual property (IP). The IC foundry ordinarily supplies or specifies tools to the IC designer to enable the designer to quickly and accurately configure the base platform to a custom ASIC compatible with the foundry's fabrication
25 technology. An example of such a configurable base platform is the RapidChip® platform available from LSI Logic Corporation of Milpitas, California. The RapidChip platform permits the development of complex, high-density ASICs in minimal time with

significantly reduced design iteration, turn around time, manufacturing risks and costs.

One problem in any silicon development process is the effective physical integration of IP.

5 IP is typically developed without regard to the specifics of the physical environment where it will eventually reside. A current approach is to apply margins to the design in hopes that they can be traded off during the physical integration process.

10 One problem with this is that margins are often not representative of the actual problems incurred during physical integration. The result of this is that the physical integration of IP into the IC can be a highly iterative process in a very expensive, time

15 consuming and late portion of the design process.

Each piece of IP has a set of physical characteristics that are associated with it. What is important for one piece of IP may not be for another piece of IP. Consequently, the set of

20 characteristics that are important for one IP may be different from the set of characteristics that are important for another IP.

For example an IP circuit dealing with a defined protocol that operates at a specific

25 frequency must operate at that frequency or it is of no use. However another piece of IP may be useful over a variety of frequency ranges. These frequency ranges are application specific. Other characteristics that may be important to a given IP

include area, metal utilization, porosity, congestion etc. This example is illustrative only and there are numerous additional possible characteristics.

The context of a piece of IP is important
5 when physically integrating the IP into a chip design. The context defines how the IP is driven in the chip design and how the characteristics of the integrated (placed) IP affect the IC design. The context is based in part on a specific positioning of
10 the IP in the IC, and different positions for the IP may produce different contexts. Thus, one significant issue is whether or not the IP specific physical requirements can be met, given the context of a physical placement. Another significant issue
15 is the effect that this piece of IP places upon the rest of the design given this context.

It is often the case that changes to the design must be made to achieve the physical implementation that is required. The changes can
20 come in a variety of forms that range from architectural redesign in the RTL stage to altering the physical placement of the design. Any of the alternatives within this continuum of options can lead to multiple expensive iterations and delays.

25 Designers do not always take into account the environment in which the IP will be placed. For example, a piece of IP that can be placed in an area X if sufficient wiring levels and porosity are available might require a greater area if the IC

includes a high content of memory, processor and/or other physical obstructions. Therefore, additional elements must be considered to define the context in which the IP will be used. Moreover, the importance
5 of these elements may vary depending upon the context. Therefore, there is a need for a technique to characterize IP for physical integration into an IC and to selectively define the importance of elements of the characteristics for a given context.

10 SUMMARY OF THE INVENTION

 The present invention is directed to a technique to characterize the footprint of the IP for the platform environment, and particularly to characterize the IP to the physical characteristics
15 important to the platform for easier and more deterministic integration of the IP to the platform.

 In one embodiment of the invention, intellectual property--(IP) defining a circuit for integration at an anchor point in a context pre-
20 defined IC platform or ASIC is characterized. The IP footprint characteristics are identified as fixed, variable or prioritized to each other. Bounding constraints for the IP are defined based on a set of bounding constraint characteristics for the IP
25 footprint and the platform characteristics. The IP is then physically synthesized using the bounding constraints and the synthesized IP is tested. An iterative process of modifying the bounding constraints, rerunning physical synthesis and testing

is performed until the characteristics of the IP are identified for each anchor point.

In some embodiments, a plurality of anchor points are selected for a given platform. The
5 process is repeated for each anchor point. The resulting footprint information can be used to facilitate the integration of the IP at or near an anchor point.

In another embodiment of the invention, a
10 computer usable medium has a computer readable program embodied therein for addressing data to characterize intellectual property (IP) defining a circuit for integration at an anchor point in a pre-defined IC platform. The computer readable program
15 comprises computer readable program code for causing the computer to perform the process of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a plan view of a footprint of a base platform useful to explain portions of the
20 invention.

FIG. 2 is a flowchart of a process of identifying IP characteristics in accordance with an embodiment of the present invention.

FIG. 3 is a graph useful in explaining
25 operation of the process of FIG. 2.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 illustrates a typical silicon platform having a plurality of I/O cells 10, and one or more regions 12 of blockage. This leaves a region

14 into which cells, including cells of the IP, may be created from gates already present. Often region 16 includes predefined and placed megacells such as memories and processors and the like 16.

5 Consider a piece of IP 18 which, when characterized at anchor point 20A, achieves an area footprint 18A as illustrated in FIG. 1. At this anchor point it is clear of all megacells 16. If the same IP 18 is placed at anchor point 20B, it achieves
10 a different area footprint 18B. The footprint at 18B must accommodate the context that it shares area with existing megacells 16. Intuitively, it would seem that the anchor point 20A is the better of the two anchor points for the placement of IP 18. However,
15 connectivity and timing requirements between the IP and other elements of the design will determine which location, between anchor points 20A and 20B, is the better location. In either case the footprint may be used to help insure the correct reservation of in
20 context resource to close the physical implementation of the design. This allows physical implementation issues, such as congestion, porosity, performance, area to be dealt with in a more deterministic fashion. The present invention is directed to a
25 technique for characterizing or achieving the characteristics of the IP as an aid to its in context placement into the platform.

FIG. 2 is a flowchart of a process in accordance with an embodiment of the present

invention. In preferred embodiments, the process is carried out by a computer under the control of a program containing code recorded on a computer readable medium, such as a recording disk of a disk drive, and arranged so that the program code is readable by the computer to cause the computer to perform the steps of the process.

The process begins at step 50 with a selection of an anchor point on the platform, for example, anchor point 20A, shown in FIG. 1. At step 52, the IP definition is input.

The footprint characteristics are identified in list 70, including such characteristics as area, congestion, pin density, metal stack utilization, porosity, floorplan augmentation, connectivity, wire length, as well as performance requirements such as synthesis and timing parameters. List 70 is not an exhaustive list of characteristics, and other relevant characteristics may be included.

At step 54, each IP characteristic from list 70 is selected as fixed, variable or priority bounding constraints. In some cases a "don't care" status might be assigned to a given characteristic. The selection of the type of bounding constraint may be performed by the user, or may be generated based on context requirements of the platform and user input. For example, congestion might be a fixed bounding constraint that cannot exceed some user-defined predetermined level. Area might be a

variable bounding constraint, meaning that it is permissible to adjust the area to meet other bounding constraints. Thus if congestion is a fixed bounding constraint having some maximum congestion threshold
5 that cannot be exceeded, the area of the IP might be increased to reduce congestion to meet that threshold. However, some limit to the area might be defined by the platform. A priority bounding constraint is one where one characteristic has
10 precedence over another, such as pin density vs. performance.

At step 56, bounding constraints for the IP are adjusted based on the footprint characteristics and the platform floorplan requirements from table
15 72. Examples of these characteristics include placement blockages, wire blockages, cell overrides, cell bloat, synthesis directives, timing directives and others. Thus at step 56, a set of bounds is defined for the characteristics. At step 58 the IP
20 is physically synthesized at the selected anchor point using the bounding constraints. The physical synthesis step is a standard physical synthesis of the RTL well known in the art.

At step 60, the characteristics of the
25 footprint are tested. More particularly, using the tests from list 74, the various characteristics of the IP are tested based on the synthesized design to identify if the parameters are met. For example, if the area has been increased to meet a maximal

congestion level, the area might be tested to be certain that the IP does not exceed the specified area and/or the area of the chip.

If at step 62, the desired characteristics
5 have been achieved and the remaining ones documented then characterization of the IP has been reached, the process continues to step 64 where the characteristics are captured or recorded for future use in the design process. If the required
10 characteristics are not reached at step 62, the process returns to step 56 to adjust the bounding constraints of characteristics based on the test results. For example, if area is a variable bounding
15 constraint, the area of the IP might be adjusted at step 56 in a manner that is likely to improve the characteristics of those footprint characteristics that did not meet the requirements. For example, if
during a given iteration the congestion is not satisfactory (that is, congestion was greater than
20 some maximal limit), then at step 56 a variable bounding constraint, such as area, might be changed to relieve congestion of the IP. The process then continues through steps 58, 60 and 62 to identify whether satisfactory characterization has been
25 reached. It will be appreciated that the process iterates through steps 56-62 until a satisfactory set of characteristics is identified and output at step 64.

In preferred embodiments, even if satisfactory results are achieved during a given iteration, the process continues through additional iterations to identify whether the characteristics
5 can be improved or worsen. The characteristics are recorded at step 64 for each iteration, so that the iteration providing the best results are output. FIG. 3 illustrates this technique.

FIG. 3 is a graph illustrating the effect
10 of each iteration of the process in connection with an IP whose footprint characteristics are being established and optimized for a platform in accordance with the present invention. In this case, congestion is assumed to be a fixed bounding
15 constraint established by threshold 100. Area is a variable characteristic, limited by the area available for placement of the IP, such as defined by line 22 (FIG. 1), shown by threshold 102. The goal of this simple example is, therefore, to establish IP
20 characteristics such that the congestion is below threshold 100, and the area does not exceed threshold 102. This is accomplished through several iterations of the process as plotted by curves 104 and 106.

Curve 104 illustrates the level of
25 congestion, and curve 106 illustrates the area occupied by the IP, calculated for each iteration of the process. As shown in FIG. 3, each successive iteration enlarges the area (curve 106 increasing) while congestion decreases (curve 104). At the fifth

iteration, curve 104 (congestion) has dropped below the maximal congestion level 100, while the area 106 has not exceeded the maximal area 102. Thus, as shown by block 110, the congestion and area characteristics are optimized for the IP under consideration as the values calculated at the fifth iteration of the process of FIG. 2.

It will be appreciated that the example of FIG. 3 is simplified, and that other factors, such as timing, wire length, etc., may also be affected as area is increased. Thus, as area increases, the distance between cells may increase, adversely affecting wire length. Consequently, the goal is the selection of a best case of satisfactory characteristics, thus being an optimal solution to the IP layout and placement at the anchor point.

In some embodiments, there are multiple sets of bounding constraints that can be considered. For example, a piece of IP might be characterized in the context of having two levels of metal available for physical integration, and then re-characterized in the context of having three or four levels of metal available for physical integration. A different set of characteristics will be identified for each context. This feature allows that a collection of footprint characteristics can be determined/achieved for the piece of IP, based on the different contexts for the number of levels of metal. Then, during actual integration of the IP into the platform or ASIC, the

footprint used for physical integration could match a targeted context. Of course, the number of metal layers is just one of many constraints that might be varied to provide plural characterizations.

5 As previously described, the present invention is particularly useful to characterize non-edm developed IP intellectual property (IP), in the form of a physical integration footprint associated with a standardized platform to create a customer-specific ASIC. An IC foundry that provides such
10 platforms often supplies several families of platforms designed for specific application classes, with numerous members in each family. Thus, in creating an ASIC or a customized platform with non-
15 edm developed IP, a first step is to select a family of platforms and then select a likely platform from the family.

 We have also found that the characteristics for a given piece of IP may translate well across
20 members of a platform family. Therefore, should it become necessary to change to another platform of the same family for construction of the ASIC, it is probable that the overall placement may be maintained.

25 The anchor points, such as 20A and 20B in FIG. 1, are usually selected in some pattern on the platform. The pattern may be a grid pattern, or a modified grid pattern that considers existing features, such as megacells 16 (FIG. 1). The process

of FIG. 2 is then applied to each anchor point until optimal characterization parameters have been calculated for each anchor point.

During the creation of the design the IP
5 will be logically and physically integrated. This characterization described may be used to more effectively physically integrate the IP into the design.

Although the present invention has been
10 described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention.